Zilog Z80180 Manual do Utilizador Página 115

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 326
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 114
Z8018x
Family MPU User Manual
100
UM005003-0703
DMA/WAIT Control Register (DCNTL)
DCNTL controls the insertion of Wait States into DMAC (and CPU)
accesses of memory or I/O Also, the DMA request mode for each DREQ
DREQ
0 and DREQ1) input is defined as level or edge sense. DCNTL
also sets the DMA transfer mode for channel 1, which is limited to
memory to/from I/O transfers.
1100Memory to I/O SAR0+1, DAR0 fixed
1101Memory
to I/O SAR0-1, DAR0 fixed
1110Reserved
1111Reserved
Note: *: includes memory mapped I/O.
Table 14. Transfer Mode Combinations
DM1 DM0 SM1 SM0 Transfer Mode Increment/Decrement
Vista de página 114
1 2 ... 110 111 112 113 114 115 116 117 118 119 120 ... 325 326

Comentários a estes Manuais

Sem comentários