Zilog Z16C35 Manual do Utilizador Página 157

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 322
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 156
Application Note
Interfacing Z80
®
CPUs to the Z8500 Peripheral Family
6-3
6
Write Cycle Timing
Figure 2 illustrates the Z8500 Write cycle timing. All
register addresses and /INTACK must remain stable
throughout the cycle. If /CE goes active after /WR goes
active, or if /CE goes inactive before /WR goes inactive,
then the effective Write cycle is shortened. Data must be
available to the peripheral prior to the falling edge of /WR.
Figure 1. Z8500 Peripheral I/O Read Cycle Timing
Figure 2. Z8500 Peripheral I/O Write Cycle Timing
Page 151 of 316
UM011002-0808
Vista de página 156
1 2 ... 152 153 154 155 156 157 158 159 160 161 162 ... 321 322

Comentários a estes Manuais

Sem comentários